Freescale Semiconductor /MKV43F15 /SIM /MISCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MISCTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (00)CMPWIN0SRC 0 (00)CMPWIN1SRC 0 (00)CMPWIN2SRC 0 (00)CMPWIN3SRC 0 (0)EWMINSRC 0 (00)DACTRIGSRC

CMPWIN2SRC=00, CMPWIN3SRC=00, EWMINSRC=0, DACTRIGSRC=00, CMPWIN1SRC=00, CMPWIN0SRC=00

Description

Miscellaneous Control Register

Fields

CMPWIN0SRC

CMP Sample/Window Input 0 Source

0 (00): XBARA output 16.

1 (01): CMP0 Sample/Window input is driven by both PDB0 and PDB1 pluse-out channel 0.

2 (10): PDB0 pluse-out channel 0.

3 (11): PDB1 pluse-out channel 0.

CMPWIN1SRC

CMP Sample/Window Input 1 Source

0 (00): XBARA output 17.

1 (01): CMP1 Sample/Window input is driven by both PDB0 and PDB1 pluse-out channel 1.

2 (10): PDB0 pluse-out channel 1.

3 (11): PDB1 pluse-out channel 1.

CMPWIN2SRC

CMP Sample/Window Input 2 Source

0 (00): XBARA output 18.

1 (01): CMP2 Sample/Window input is driven by both PDB0 and PDB1 pluse-out channel 2.

2 (10): PDB0 pluse-out channel 2.

3 (11): PDB1 pluse-out channel 2.

CMPWIN3SRC

CMP Sample/Window Input 3 Source

0 (00): XBARA output 19.

1 (01): CMP3 Sample/Window input is driven by both PDB0 and PDB1 pluse-out channel 3.

2 (10): PDB0 pluse-out channel 3.

3 (11): PDB1 pluse-out channel 3.

EWMINSRC

EWM_IN Source

0 (0): XBARA output 58.

1 (1): EWM_IN pin

DACTRIGSRC

DAC0 Hardware Trigger Input Source

0 (00): XBARA output 15.

1 (01): DAC0 can be triggered by both PDB0 interval trigger 0 and PDB1 interval trigger 0.

2 (10): PDB0 interval trigger 0

3 (11): PDB1 interval trigger 0

Links

() ()